silpol » from archive
Getting around multicore walls: The roads less traveled - 2012-02-23 20:23:02 | EDN -
"A significant wall facing multicore design is memory bandwidth. While each core can access a small amount of on-chip memory, the sharing of the bulk of stored data must pass through significant bottlenecks, which aggravates the problem of power." ‎· silpol